

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

What is claimed is:

1. A method of manufacturing an active matrix display device, comprising:
 - a) forming a semiconductor layer on an insulating substrate;
 - b) forming a gate insulating layer over the whole surface of the substrate
- 5 while covering the semiconductor layer;
 - c) forming a gate electrode on the gate insulating layer over the semiconductor layer;
 - d) ion-implanting a high-density impurity into the semiconductor layer to form high-density source and drain regions in the semiconductor layer;
- 10 e) forming an inter insulating layer over the whole surface of the substrate;
- f) etching the inter insulating layer to form contact holes, the contact holes exposing portions of the high-density source and drain regions;
- g) depositing sequentially a transparent conductive layer and a metal layer on the inter insulating layer;
- 15 h) patterning the transparent conductive layer and the metal layer to form the source and drain electrodes, the source and drain electrodes contacting the high-density source and drain regions through the contact holes and having a dual-layered structure;
- i) forming a passivation layer over the whole surface of the substrate;
- 20 j) etching the passivation layer and the metal layer to form an opening portion exposing a portions of the transparent conductive layer, thereby forming a pixel electrode; and
- k) performing a reflow process to cover the metal layer in the opening portion by the passivation layer.

2. The method of claim 1, wherein the metal layer is made of a material having a low specific resistance than the transparent conductive layer; and wherein the metal layer is made of one of Al, Al-alloy, Mo, Mo-alloy, Cr, and Ti and the transparent conductive layer is made of one of indium tin oxide, indium zinc oxide, tin oxide and indium oxide.

3. The method of claim 1, wherein non-ion-implanted portions of the semiconductor layer under the spacers serve as off-set regions, whereby the source and drains regions have an off-set structure.

4. The method of claim 1, further comprising, ion-implanting a low-density impurity having the same conductivity as the high-density source and drain regions into portions of the semiconductor layer directly under the spacers to form low-density source and drain regions after the gate formation step, whereby the source and drain regions have an LDD structure.

5. A method of manufacturing an active matrix display device having an opening portion, comprising:

- a) forming a semiconductor layer on an insulating substrate;
- b) forming a gate insulating layer over the whole surface of the substrate while covering the semiconductor layer;
- c) forming a gate electrode on the gate insulating layer over the semiconductor layer;
- d) ion-implanting a high-density impurity into the exposed portions of the semiconductor layers to form high-density source and drain regions;
- e) forming an inter insulating layer over the whole surface of the substrate;
- f) etching the inter insulating layer including to form contact holes exposing portions of the high-density source and drain regions;

- g) depositing sequentially a transparent conductive layer and a metal layer over the whole surface of the substrate;
- h) coating a photoresist layer over the whole surface of the substrate;
- i) patterning the photoresist layer using a half-tone mask to from a
- 5 photoresist pattern, the photoresist pattern exposing a portion of the metal layer over the gate electrode and including a relative thin portion having a thickness thinner than the rest portion thereof at a location thereof corresponding to the opening portion;
- j) patterning the transparent conductive layer and the metal layer using the
- 10 photoresist pattern as a mask to form source and drain electrodes and to expose a portion of the transparent conductive layer corresponding to the opening portion, the source and drain electrodes respectively contacting the high-density source and drain regions through the contact holes and having a dual-layered structure; and
- k) depositing a passivation layer over the whole surface of the substrate and
- 15 etching the passivation layer to form the opening portion, thereby forming a pixel electrode.

6. The method of claim 5, wherein the metal layer is made of a material having a low specific resistance than the transparent conductive layer; and wherein the metal layer is made of one of Al, Al-alloy, Mo, Mo-alloy, Cr, and Ti and the

20 transparent conductive layer is made of one of indium tin oxide, indium zinc oxide, tin oxide and indium oxide.

7. The method of claim 5, wherein non-ion-implanted portions of the semiconductor layer under the spacers serve as off-set regions, whereby the source and drains regions have an off-set structure.

8. The method of claim 5, further comprising, ion-implanting a low-density impurity having the same conductivity as the high-density source and drain regions into portions of the semiconductor layer directly under the spacers to form low-density source and drain regions after the gate formation step, whereby the source and drain regions have an LDD structure.

9. A method of manufacturing an active matrix display device, comprising:
- a) forming a semiconductor layer on an insulating substrate;
 - b) forming a gate insulating layer over the whole surface of the substrate while covering the semiconductor layer;
 - c) forming a gate electrode on the gate insulating layer over the semiconductor layer;
 - d) forming spacers on both side wall portions of the gate electrode while exposing both end portions of the semiconductor layer;
 - e) ion-implanting a high-density impurity into the semiconductor layer to form high-density source and drain regions in the semiconductor layer;
 - f) depositing sequentially a transparent conductive layer and a metal layer on the inter insulating layer;
 - g) patterning the transparent conductive layer and the metal layer to form the source and drain electrodes, the source and drain electrodes directly contacting the high-density source and drain regions and having a dual-layered structure;
 - h) forming a passivation layer over the whole surface of the substrate;
 - i) etching the passivation layer and the metal layer to form an opening portion exposing a portions of the transparent conductive layer, thereby forming a pixel electrode; and

j) performing a reflow process to cover the metal layer in the opening portion by the passivation layer.

10. The method of claim 9, wherein the metal layer is made of a material having a low specific resistance than the transparent conductive layer; and wherein
5 the metal layer is made of one of Al, Al-alloy, Mo, Mo-alloy, Cr, and Ti and the transparent conductive layer is made of one of indium tin oxide, indium zinc oxide, tin oxide and indium oxide.

11. The method of claim 9, wherein non-ion-implanted portions of the semiconductor layer under the spacers serve as off-set regions, whereby the source
10 and drains regions have an off-set structure.

12. The method of claim 9, further comprising, ion-implanting a low-density impurity having the same conductivity as the high-density source and drain regions into portions of the semiconductor layer directly under the spacers to form low-density source and drain regions after the gate formation step, whereby the source
15 and drain regions have an LDD structure.

13. A method of manufacturing an active matrix display device having an opening portion, comprising:

- a) forming a semiconductor layer on an insulating substrate;
- b) forming a gate insulating layer over the whole surface of the substrate
20 while covering the semiconductor layer;
- c) forming a gate electrode on the gate insulating layer over the semiconductor layer;
- d) forming spacers on both side wall portions of the gate electrode while exposing both end portions of the semiconductor layer;

- e) ion-implanting a high-density impurity into the exposed portions of the semiconductor layer to form high-density source and drain regions;
- f) depositing sequentially a transparent conductive layer and a metal layer over the whole surface of the substrate;
- 5 g) coating a photoresist layer over the whole surface of the substrate;
- h) patterning the photoresist layer using a half-tone mask to from a photoresist pattern, the photoresist pattern exposing a portion of the metal layer over the gate electrode and including a relative thin portion having a thickness thinner than the rest portion thereof at a location thereof corresponding to the opening
- 10 portion;
- i) patterning the transparent conductive layer and the metal layer using the photoresist pattern as a mask to form source and drain electrodes and to expose a portion of the transparent conductive layer corresponding to the opening portion, the source and drain electrodes respectively contacting the high-density source and
- 15 drain regions through the contact holes and having a dual-layered structure; and
- j) depositing a passivation layer over the whole surface of the substrate and etching the passivation layer to form the opening portion, thereby forming a pixel electrode.

14. The method of claim 13, wherein the metal layer is made of a material
20 having a low specific resistance than the transparent conductive layer; and wherein the metal layer is made of one of Al, Al-alloy, Mo, Mo-alloy, Cr, and Ti, and the transparent conductive layer is made of one of indium tin oxide, indium zinc oxide, tin oxide and indium oxide.

15. The method of claim 13, wherein non-ion-implanted portions of the semiconductor layer under the spacers serve as off-set regions, whereby the source and drains regions have an off-set structure.

16. The method of claim 13, further comprising, ion-implanting a low-density impurity having the same conductivity as the high-density source and drain regions into portions of the semiconductor layer directly under the spacers to form low-density source and drain regions after the gate formation step, whereby the source and drain regions have an LDD structure.

17. An active matrix display device, comprising:

- 10 a semiconductor layer formed on an insulating substrate;
- a gate insulating layer formed over the whole surface of the substrate and exposing both end portions of the semiconductor layer;
- a gate electrode formed on the gate insulating layer over the semiconductor layer;
- 15 spacers formed on both side wall portions of the gate electrode;
- source and drain regions formed in the exposed portions of the semiconductor layer that are not covered by the spacers;
- source and drain electrodes directly contacting the high-density source and drain regions and having a dual-layered structure of a transparent conductive layer
- 20 and a metal layer;
- a passivation layer formed over the whole surface of the substrate to cover the metal layer for the source and drain electrode and having an opening portion; and

a pixel electrode extending from a portion of the transparent conductive layer forming any one of the source and drain electrodes and exposed by the opening portion.

18. An active matrix display device, comprising:

- 5 a semiconductor layer formed on an insulating substrate;
- a gate insulating layer formed over the whole surface of the substrate and covering the semiconductor layer;
- a gate electrode formed on the gate insulating layer over the semiconductor layer;
- 10 high-density source and drain regions formed on both end portions of the semiconductor layer;
- an inter insulating layer formed over the whole surface of the substrate and having contact holes, the contact holes exposing portions of the source and drain regions;
- 15 source and drain electrodes formed on the inter insulating layer, contacting the high-density source and drain regions through the contact holes and having a dual-layered structure of a transparent conductive layer and a metal layer;
- a passivation layer formed over the whole surface of the substrate to cover the metal layer for the source and drain electrodes and having an opening portion;
- 20 and
- a pixel electrode extending from a portion of the transparent conductive layer forming any one of the source and drain electrodes and exposed by the opening portion.